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(57) ABSTRACT 
A CMOS circuit formed in a semiconductor substrate having 
improved immunity to total ionizing dose radiation, 
improved immunity to radiation induced latch up, and 
improved immunity to a single event upset. The architecture 
of the present invention can be utilized with the n-well, 
p-well, or dual-well processes. For example, a preferred 
embodiment of the present invention is described relative to 
a p-well process wherein the p-well is formed in an n-type 
substrate. A network of NMOS transistors is formed in the 
p-well, and a network of PMOS transistors is formed in the 
n-type substrate. A contact is electrically coupled to the 
p-well region and is coupled to first means for independently 
controlling the voltage in the p-well region. Another contact 
is electrically coupled to the n-type substrate and is coupled 
to second means for independently controlling the voltage in 
the n-type substrate. By controlling the p-well voltage, the 
effective threshold voltages of the n-channel transistors both 
drawn and parasitic can be dynamically tuned. Likewise, by 
controlling the n-type substrate, the effective threshold volt- 
ages of the p-channel transistors both drawn and parasitic 
can also be dynamically tuned. Preferably, by optimizing the 
threshold voltages of the n-channel and p-channel 
transistors, the total ionizing dose radiation effect will be 
neutralized and lower supply voltages can be utilized for the 
circuit which would result in the circuit requiring less power. 
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RADIATION TOLERANT BACK BIASED 
CMOS VLSI 
RELATED APPLICATIONS 
Ionizing radiation occurs naturally in the form of charged 
particles that possess enough energy to break atomic bonds 
and create electron and hole pairs in an absorbing material. 
These charged particles may include protons, electrons, 
This application claims priority under 35 U.S.C. §119(e) 
of the co-pending U.S. provisional application Serial No. 
601123,439 filed on Mar. 9,1999 and entitled “RADIATION 
TOLERANT BACK BIASED CMOS VLSI.” The provi- 
sional application Serial No. 601123,439 filed on Mar. 9, 
1999 and entitled “RADIATION TOLERANT BACK 
BIASED CMOS VLSI” is also hereby incorporated by 
reference. 
atomic ions, and photons with energies greater than a 
bandgap of the absorbing material. When typical integrated 
circuits, such as the CMOS integrated circuits described 
above and shown in FIGS. 1 and 2, are exposed to the 
charged particles over a period of months or even years, the 
ionizing radiation can contribute to a total ionizing dose. The 
total ionizing dose can have detrimental long term effects on 
the typical integrated circuit including circuit performance 
degradation and functional failure. 
GOVERNMENT LICENSE RIGHTS For example, as the charged particles pass through MOS 
15 devices, such as those shown in FIGS. 1 and 2, they generate 
electron and hole pairs which can be trapped in the gate 
oxides 28 and 32 (FIGS, 1 and 2) and the field oxide 38 
The U.S. Government has a paid-up license in this inven- 
tion and the right in limited circumstances to require the 
patent Owner to license to Others On 
provided for by the terms Of 
terms as 
Grant No. NAG5-3568 
(FIG. 2). Mobile electrons quickly transport through the 
field oxide 38 through the gate oxides 28 and 32, however, 
awarded by NASA. 2o the holes have a low effective mobility and are easily trapped 
in the gate oxides 28 and 32 and the field oxide 38. The 
trapped holes, creating a positive oxide charge, shift thresh- 
This invention relates to integrated circuits. More old voltages of the transistors MI, ~2 and ~3 in a negative 
particularly, this invention relates to a circuit configuration direction, Further, as the charged particles pass through 
for reducing the impact of total ionizing radiation effects 25 MOS devices, interface states also increase, This increase in 
which lead to degradation in performance and overall func- the interface states shifts the threshold voltages in the 
tionality of CMOS integrated circuits. positive direction for n-channel devices, such as the tran- 
sistor M1 and M3, and in the negative direction for 
p-channel devices, such as the transistor M2. Generally, the 
FIG. 1 shows a cross section of a typical CMOS ink- 3o positive oxide charge shift is greater than the interface states 
grated circuit. The circuit shown and described is a p-well shift. a result, the magnitudes of the threshold voltage of 
circuit. However, it will be apparent to those of ordinary skill the n-channel transistors M1 and M3 decrease while the 
in the art that this discussion also applies to n-well circuits magnitude of the threshold voltage of the p-channel tran- 
by simply interchanging n-type and p-type structures or twin sistor M2 increases. 
well circuits. In addition to the positive oxide shift and the interface 
In FIG. 1,  an n-type semi-conductor substrate 10, includ- states shift described above with respect to n-channel and 
ing an n-channel region 34 and a p-channel region 36, is p-channel devices, threshold voltage shifts caused by 
provided for forming the integrated circuit thereon. charged particles further affect parasitic MOS elements, 
P-channel devices, such as a p-channel transistor M2, are such as the parasitic transistor M3 of FIG. 2. For example, 
formed in the n-type substrate 10  by diffusing or implanting 40 as the threshold voltage of parasitic n-channel transistor M3 
a source 12 and a drain 14. In the circuit of FIG. 1, the source decreases, channels begin to form around the drawn 
12 of the transistor M2 is coupled to a positive voltage n-channel transistor M1 and leakage currents flow around 
supply Vdd. In typical CMOS circuits, a Vdd to substrate the edges of the n-channel gate region 30. Leakage currents 
contact is formed of an n+ diffusion 16. begin to flow from the drain 20 to the source 22. Further, 
Further, a p-well 18 is formed in the n-type substrate 10. 45 leakage currents also begin to flow from the drain 20 and 
The exemplary integrated circuit illustrated in FIG. 1 also source regions 22 of the drawn n-channel transistor M1 to 
includes an n-channel transistor M1 with a drain 20 and a the n-type substrate 10  or the n-well through the parasitic 
Source 22 formed within the p-well 18 by diffusion or field transistor M3. These leakage currents may cause para- 
implantation. The Source 22 is coupled to ground. A Vss to metric failure to occur before functional failures. 
p-well contact is formed of a p+ diffusion 24 which is also 50 The effects of these charged particles lead to the degra- 
coupled to ground. Ap-channel gate 26 of the transistor M2 dation of performance and ultimate failure of the CMOS 
is formed over a layer of gate insulating oxide 28 in the devices. The additional radiation-induced interface states 
p-channel region 36 between the source 12 and the drain 14. degrade the circuit performance by reducing the channel 
Similarly, a gate 30 is formed on a layer of gate insulating mobility, which as a result decreases channel conductance 
oxide 32 between the drain 20 and the source 22 of the 5s and transistor gain. Over time, the threshold voltages of the 
n-channel transistor M1 in the p-well 18. This circuit is n-channel and p-channel devices may shift to a degree where 
controlled by a voltage Vin applied to the two gates 26 and the n-channel transistors cannot be turned off and the drive 
30. The p-channel drain 14  is electrically coupled to the capability of the p-channel transistors is not sufficient for the 
n-channel drain 20. The output of this circuit is a signal Vo circuit to continue operating at the system clock rate. Such 
formed on the two drains 14  and 20. 60 a shift in threshold voltages of either the n-channel or 
FIG. 2 illustrates a more detailed cross section of a typical p-channel transistors will cause the circuit to fail. 
CMOS integrated circuit. The integrated circuit of FIG. 2 In addition to the concerns of long term total ionizing dose 
includes a parasitic field transistor M3 in addition to the effects from radiation, there are also concerns of single event 
transistors M1 and M2 shown in FIG. 1.  The parasitic field effects. Like total ionizing dose effects, single event effects 
transistor M3 shown in FIG. 2 is an n-channel transistor and 65 occur because of galactic cosmic rays, solar enhanced 
includes a gate 40 formed on a layer of field insulating oxide particles, and energetic protons and neutrons. However, 
38 between the drain 20 and the n+ diffusion 16. unlike the total ionizing dose effects, the failure of the circuit 
FIELF OF THE INVENTION 
BACKGROUND OF THE INVENTION 
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3 
due to these single event effects are immediate and do not 
rely on a cumulative bombardment of charges and the like. 
Within the scope of single event effects, there are two 
common categories of single event failures which comprise 
the following: single event latch up and single event upset. 
Afirst common type of failure is the single event latch up. 
In CMOS devices containing both n-channel and p-channel 
devices on a silicon substrate, parasitic bi-polar transistors 
exist. Latch-up is a well understood and documented phe- 
nomenon resulting from parasitic bipolar transistors. FIG. 3 
shows the cross section of the integrated circuit of FIG. 1 
with a pair of parasitic bipolar transistors T1  and T2 coupled 
as a Semiconductor Controlled Rectifier (SCR). The tran- 
sistor T1  is a parasitic pnp transistor. The transistor T2 is a 
parasitic npn transistor. The emitter of the transistor T1  is 
formed of the p+ source diffusion 12 of the p-channel 
transistor. The base of the transistor T1  and the collector of 
the transistor T2 are formed of the n-type substrate 10. The 
collector of the transistor T1  and the base of the transistor T2 
are formed of the p-well diffusion 18. The emitter of the 
transistor T2 is formed of the n+ source diffusion 22 of the 
n-channel transistor. A parasitic impedance R, is formed in 
the substrate 10  between the base and the emitter of the 
parasitic pnp transistor T1. A parasitic impedance R, is 
formed in the p-well18 between the base and emitter of the 
parasitic npn transistor T2. FIG. 4 shows an equivalent 
circuit for the parasitic bipolar transistors of FIG. 3. 
In the event of a radiation strike into the substrate 10, the 
radiation induced electron/hole pairs inject current into the 
base of the pnp transistor T1  causing the transistor to 
conduct unwanted current and enter the saturation phase of 
operation. The unwanted current passing through the satu- 
rated transistor T1  is driven through the parasitic impedance 
The impedance R, is coupled across the base-emitter 
junction of the transistor n. If the value of the impedance 
R, times the unwanted current is sufficiently high, the 
voltage across the impedance R, can exceed the turn on 
potential for the transistor T2 causing it to conduct current. 
If the value of the impedance R, times the current through 
the transistor T2 is sufficient to form a voltage large enough 
to hold the transistor T1  on, then latch-up has occurred. 
Thus, the transistors T1  and T2 now hold each other in an 
active and latched condition. This latch-up condition is a self 
sustaining high current condition which typically causes 
thermal runaway, which if let unchecked may permanently 
damage the circuit. Typically, normal operation of the circuit 
can only be recovered by removing the positive voltage 
supply Vdd. 
The layout for a CMOS circuit which has improved 
immunity to radiation induced latch up is clearly described 
in U.S. Pat. No. 5,406,513, issued Apr. 11, 1995, Canaris et 
al. This referenced patent entitled MECHANISM FOR 
CMOS INTEGRATED CIRCUITS is incorporated in its 
entirety herein by reference. 
A second common type of failure in CMOS integrated 
circuits, the single event upset (SEU) occurs when a data bit 
or logic state in such a device can be corrupted if exposed 
to an ionized particle, such as an a particle or heavy ion, and 
current induced by a particle hit flows from n-type diffusion 
to a p-type diffusion. Thus, for example, a “1” can be upset 
in an NMOS static RAM and a “0” can be upset in an PMOS 
static RAM cell. The improved design of static RAM cells, 
latch memories, and flipiflop type memories are clearly 
described in U.S. Pat. No. 5,111,429 issued May 5, 1992, 
R,. 
PREVENTING RADIATION INDUCED LATCH-UP IN 
4 
Sterling R. Whitaker. This referenced patent entitled 
SINGLE EVENT UPSET HARDENING CMOS 
MEMORY CIRCUIT is incorporated in its entirety herein by 
reference. 
5 
SUMMARY OF THE INVENTION 
The present invention is a CMOS circuit formed in a 
semiconductor substrate having improved immunity to total 
ionizing dose radiation, improved immunity to radiation 
lo induced latch up, and improved immunity to a single event 
upset. The architecture of the present invention can be 
utilized with the n-well, p-well, or dual-well processes. For 
example, a preferred embodiment of the present invention is 
described relative to a p-well process wherein the p-well is 
formed in an n-type substrate. A network of NMOS transis- 
tors can be formed in the p-well, and a network of PMOS 
transistors can be formed in the n-type substrate. Preferably, 
a contact is electrically coupled to the p-well region and is 
coupled to first means for independently controlling the 
2o voltage in the p-well region. Preferably, another contact is 
electrically coupled to the n-type substrate and is coupled to 
second means for independently controlling the voltage in 
the n-type substrate. By controlling the p-well voltage, the 
effective threshold voltages of the n-channel transistors both 
25 drawn and parasitic are preferably dynamically tuned. 
Likewise, by controlling the n-type substrate, the effective 
threshold voltages of the p-channel transistors both drawn 
and parasitic can also be dynamically tuned. Preferably, by 
optimizing the threshold voltages of the n-channel and 
30 p-channel transistors, the total ionizing dose radiation effect 
will be neutralized and lower supply voltages can be utilized 
for the circuit which would result in the circuit requiring less 
power. 
Immunity to radiation induced latch up is improved by 
35 preferably utilizing a p+ guard ring electrically coupled to a 
first back bias voltage and formed inside the p-well between 
the n-channel transistors and the edge of the p-well. 
Preferably, the p+ guard is continuous and surrounds the 
n-channel transistors completely. Similarly, an n+ guard ring 
40 electrically coupled to a second back bias voltage is formed 
outside the p-well between the p-channel transistors and the 
edge of the p-well. Preferably, the n+ guard is also continu- 
ous and completely surrounds the p-channel transistors. 
With the p+ guard and n+ guard configured as described, in 
45 the event of a radiation hit, the guard rings operate to 
preferably reduce the parasitic impedance in the collector 
circuits of the parasitic bipolars forming a silicon controlled 
rectifier. Further, the guard rings also preferably act as 
additional collectors of radiation induced current. 
Immunity to radiation induced single event upset is pref- 
erably improved by forming duplicate functions in an 
n-channel network and a p-channel network. The networks 
are configured such that n-channel control transistors are 
55 coupled to control p-channel load transistors and p-channel 
control transistors are coupled to control n-channel load 
transistors. This configuration of the transistor networks 
helps prevent single event upsets from affecting the circuit. 
BRIEF DESCRIPTION OF THE DRAWINGS 
so 
60 
FIG. 1 shows a cross section of a prior art CMOS 
integrated circuit. 
FIG. 2 shows a cross section of a prior art CMOS 
integrated circuit including a parasitic field transistor. 
FIG. 3 shows a cross section of the integrated circuit of 
FIG. 1 including corresponding parasitic devices responsible 
for a latch up condition. 
65 
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FIG. 4 shows an equivalent circuit of the circuit of FIG. 
3 including the parasitic devices. 
FIG. 5 shows a preferred embodiment of an integrated 
circuit according to the present invention. 
FIG. 6 shows a block diagram of a back-biasing means 
according to the present invention. 
FIG. 7 shows a cross section of a CMOS integrated circuit 
which implements a p+ guard and an n+ guard according to 
the present invention. 
FIG. 8 shows a cross section of the integrated circuit of 
FIG. 7 including corresponding devices responsible for a 
latch up condition. 
FIG. 9 shows an equivalent.circuit of the circuit of FIG. 
8. 
FIG. 10 shows a first circuit which implements a single 
event upset immunity architecture according to the present 
invention. 
FIG. 11 shows a second circuit which implements a single 
event upset immunity architecture according to the present 
invention. 
DETAILED DESCRIPTION OF THE 
INVENTION 
FIG. 5 shows a cross section of a CMOS integrated circuit 
according to the preferred embodiment of the present inven- 
tion. For the sake of clarity and simplicity, where 
appropriate, corresponding elements in the preferred 
embodiment will be labeled with the same referenced 
numerals as the prior art shown in FIGS. 1-4. As can be 
seen, all the structures found in FIGS. 1-4 are found in FIG. 
5 .  However, a key difference between the conventional 
circuits shown in FIGS. 1 4  and the preferred embodiment 
shown in FIG. 5 is the configuration of the p+ diffusion 24 
which provides a contact to the p-well 18 and the configu- 
ration of the n+ diffusion 16 which provides a contact to the 
n-type substrate 10. Preferably, according the preferred 
embodiment of the present invention, the p+ diffusion 24 is 
electrically coupled to an independent voltage source Vxx. 
Further, the n+ diffusion 16 is preferably electrically coupled 
to an independent voltage source Vyy. Preferably, as a result, 
in contrast to the prior art, the p-well 18 is no longer biased 
to ground, and the n-type substrate is no longer biased to the 
fixed voltage Vdd. 
It is important to note that the voltage sources Vxx and 
Vyy are independent of each other and can preferably be 
dynamically adjusted within a range of voltage values. 
Accordingly, through the p+ diffusion 24 and the n+ diffu- 
sion 16, the voltages of the p-well 18 and the n-type 
substrate can be adjusted according to the voltage sources 
Vxx and Vyy, respectively. 
By individually adjusting the voltage level in the p-well 
and the n-type substrate in the CMOS process described in 
the preferred embodiment, the effective voltage thresholds 
of the NMOS and PMOS transistors, both drawn and para- 
sitic can preferably be adjusted by changing the correspond- 
ing voltage level in their respective well or substrate (also 
referred to as the body.) The following equation (1) shows 
the relationship between any incremental change in the 
voltage level of the body (substrate or well) and the change 
in effective threshold voltage of the corresponding transistor. 
According to the above equation (l), V, is the effective 
threshold voltage when the voltage of the body and source 
of the transistor is the same. Conversely, V, represents the 
6 
effective threshold voltage when the voltage of the body and 
source differ. The symbol, y, represents a physical parameter 
of a transistor and typically has a value of approximately 0.5 
volts’”. The symbol, 4, represents a process parameter of a 
s transistor and typically has a value of 0.3 volts. 
The preferred embodiment of the present invention can 
dynamically adjust the effective threshold voltages of the 
NMOS transistor and the PMOS transistor by biasing the 
voltages of the p-well 18 and the n-type substrate 10, 
i o  respectively. This ability to adjust the voltage of the body to 
compensate for a radiation induced threshold voltage shift is 
referred to as a means for back-biasing. According to the 
preferred embodiment, the means for back-biasing prefer- 
ably controls the voltage of the p-well 18 and the n-type 
is substrate 10 by controlling the bias voltages Vxx and Vyy, 
respectively. 
The bias voltages Vxx and Vyy are preferably generated 
by a dynamic feedback circuit 300 as shown in FIG. 6. This 
dynamic feedback circuit 300 is designed to independently 
20 optimize each of the resulting bias voltages Vxx and Vyy 
based upon a sampled performance parameter. For example, 
a sampling n-channel transistor 100 is utilized to sample the 
shift in threshold voltage for all the n-channel transistors in 
the p-well 18. The sampling n-channel transistor 100 is 
zs cycled through an ON and OFF state to sample and deter- 
mine the present threshold voltage. The sampling n-channel 
transistor 100 is preferably coupled to a p-well variable 
voltage generator 110 which will produce the voltage Vxx 
and bias the p-well 18 based upon the sampled threshold 
30 voltage from the sampling n-channel transistor 100. The 
connection between the p-well voltage generator 110 and the 
p-well 18 is shown in FIG. 5 as the p+ diffusion 24. 
Similarly, a sampling p-channel transistor 200 can be 
utilized in the n-type substrate 10 to sample the shift in 
3s threshold voltage for all the p-channel transistors in the 
n-type substrate 10. As in the n-channel sampling transistor 
100, the p-channel sampling transistor 200 is also preferably 
cycled through an ON and OFF state to sample the present 
threshold voltage. The sampling p-channel transistor 200 is 
40 preferably coupled to an n-type substrate variable voltage 
generator 210. The n-type substrate variable generator 210 
produces the voltage Vyy and, as a result also biases the 
n-type substrate 10 based upon the sampled threshold volt- 
age from the sampling p-channel transistor 200. The con- 
4s nection between the n-type substrate 10 and the n-type 
variable voltage generator 210 is shown in FIG. 5 as the n+ 
diffusion 16. 
Although the specific circuitry for the p-well variable 
voltage generator 110 and the n-type substrate variable 
SO voltage generator 210 is not shown, it is apparent to a person 
with ordinary skill in the art that constructing the voltage 
generators 110 and 210 to create the bias voltages to provide 
the means for back-biasing can be accomplished without 
undue experimentation. 
Accordingly, the inclusion of this means for back-biasing 
will allow a variety of combinational logic memory circuits 
to maintain operational performance over a given range of 
radiation induced threshold voltage shift. In particular, such 
combinational logic can include but are not limited to pass 
60 transistor circuits, and such memory circuits can include but 
are not limited to latches and RAM cells. 
The radiation induced threshold voltage shift is a cumu- 
lative process which is dependent on the total ionizing 
radiation dose effect. Although back-biasing the body is 
65 effective in neutralizing the total ionization radiation dose 
effect, there is a maximum limit to the amount of total 
ionizing dose radiation that can be tolerated. This maximum 
ss 
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limit is related to the maximum radiation induced threshold circuit for the parasitic transistor SCR. Note that the p+ 
voltage shift that can be compensated by the means for guard ring preferably provides a low impedance resistance 
back-biasing and the inherent trapped oxide charge collec- in parallel with the resistance R,. Similarly, the n+ guard 
tion capabilities of the CMOS fabrication process. ring preferably provides a low resistance impedance in 
Further, as another important advantage, the back-biasing s parallel with the resistance R,. 
means limits the parasitic channel leakage currents and also As shown in FIG. 9, the guard rings prevent latch-up. The 
minimizes resulting power consumption of the CMOS cir- low impedance resistors R,' and R,' are formed in parallel to 
cuit. In addition to compensating for the radiation induced their principal impedances R, and R,, respectively as shown 
threshold voltage shift in the drawn transistors, the means in FIG. 9. Because the parallel impedance of R, and R,' is 
for back-biasing can also compensate for the radiation i o  substantially lower than the impedance of R,, it takes a 
induced threshold voltage shift in the inherent parasitic 
transistors found in the CMOS circuit. 
It would be apparent to those ordinarily skilled in the art 
that the complementary CMOS processes to the one dis- 
closed here will be similarly handled. In particular, an n-well 
can be substituted for the n-type substrate 10  and a p-type 
substrate can be substituted for the p-well 18. Similarly, in 
a double well CMOS process, a voltage for the p-well will 
preferably be controlled by the voltage source Vxx, and a 
voltage for the n-well will preferably be controlled by the 
significantly higher radiation induced current to develop the 
turn on voltage for the transistor n. Further, the resistor R,' 
acts as an additional collector for the current in the transistor 
T1. By similar analysis, the parallel resistances of the 
is impedances R, and R,' is significantly lower than the imped- 
ance found only in the impedance of R,. Accordingly, it will 
take significantly more radiation induced current through the 
transistor T2 to develop the turn on voltage for the transistor 
T1. Further, the impedance R,' acts as an additional collector 
20 to the radiation induced current in the transistor n. Thus, 
voltage source Vyy. such a radiation hit only produces a short current burst in the 
In addition to CMOS processes, it would also be apparent transistor T1  but preferably does not disrupt the operation of 
to those with ordinary skill in the art to apply the means for the circuit by causing latch-up. 
back-biasing to any combination of n-channel and p-channel Additionally, similar to the preferred embodiment of the 
devices. For example, the means for back-biasing can be zs present invention in FIG. 5,  the p+ diffusion 24 (in FIGS. 7 
utilized on a circuit only having n-channel devices to and 8) is electrically coupled to an independent variable 
counteract the effects of total ionization dose effects. voltage source Vxx. Further, the n+ diffusion 16 is electri- 
Likewise, the means for back-biasing can also be utilized on cally coupled to an independent variable voltage source Vyy. 
a circuit only having p-channel devices to counteract the In contrast to the prior art, the p-well18 is no longer biased 
effects of total ionization dose effects. 30 to ground, and the n-type substrate is no longer biased to the 
FIG. 7 shows a cross section of an integrated circuit which fixed voltage Vdd. Preferably, by independently biasing the 
implements a p+ guard and n+ guard according to the voltages of the n-type substrate 10 and the p-well 18, the 
present invention. Where appropriate, corresponding ele- circuit described in FIGS. 7 and 8 has the means for back 
ments in FIG. 7 will be labeled with the same referenced biasing. 
numerals as the preferred embodiment of FIGS. 5 and 6. 3s Because of the p+ guard, the n+ guard, and the means for 
Indeed all of the structures of the preferred embodiment of biasing, the circuit as disclosed in FIGS. 7, 8, and 9, has 
the present invention in FIGS. 5 and 6 are found in FIG. 7. improved immunity against radiation induced latchups and 
In addition, a p+ guard 40 is tied to Vxx and surrounds the radiation induced effective threshold voltage shifts. 
n-channel transistors. An n+ guard 42 is tied to Vyy and FIG. 10 shows a circuit schematic for a static latch 
surrounds the p-channel transistors. 40 manufactured on a CMOS manufacturing process. Similar to 
It is important that the p+ guard is positioned between all the transistors in FIG. 5,  the transistors in FIG. 10  are 
n-channel transistors and the edge of their p-well and preferably also protected from long term total ionizing 
similarly that the n+ guard is positioned between each p-well radiation dose effects. The p-type substrate which holds the 
and any p-channel devices outside the p-well. Preferably, the n-channel transistors is biased by a variable voltage source 
entire p-well is ringed with a continuous p+ guard ring and 4s Vxx. Similarly, the n-type substrate which holds the 
all the non p-well regions are ringed with a continuous n+ p-channel transistors is biased by a variable voltage source 
guard ring. Vyy. By biasing the p-type substrate and the n-type substrate, 
It would be apparent to those of ordinary skill in the art the voltage sources Vxx and Vyy provide the means for 
that the complimentary CMOS processes to the one dis- back-biasing. 
closed here will be similarly handled. In particular, an n-well SO Preferably, there are seven n-channel devices and seven 
CMOS process will incorporate an n+ guard ring surround- p-channel devices making up this flip-flop circuit. An 
ing the circuitry formed within the n-well and a p+ guard n-channel transistor N1 is configured as a pass transistor 
ring surrounding those regions outside of the n-well. In a coupling a data input DN to the circuit under control of a 
double well CMOS technology the n-well will be sur- clock signal CK. A first end of the transistor N1 is coupled 
rounded by an n+ type guard ring and the p-well will be ss to receive the DN signal and a second end of the pass 
surrounded by a p+ type guard ring. transistor N1 is coupled to the drain of an n-channel tran- 
The guard rings 40 and 42 can be formed using the sistor N2, a source of an n-channel transistor N4 and to 
source-drain diffuision step in the processing of the inte- control the gates of an n-channel transistor N3, an n-channel 
grated circuit. Accordingly, a radiation induced latch-up transistor N7, and a p-channel transistor P4. 
immune CMOS integrated circuit can be formed using any 60 The drain of the transistor N3 is coupled to the QN output 
commercially available CMOS semiconductor process. of the latch. The drain of transistor N3 is also coupled to the 
Under certain circumstances it may be desirable to form a control gate of the transistor N2, to the source of an 
deeper junction for the guard rings 40 and 42. In those n-channel transistor N5, and to control the gates of an 
circumstances, an additional processing sequence must be n-channel transistor N6 and a p-channel transistor P5. The 
added for the p+ guard rings and for the n+ guard rings. 65 sources of the transistors N2 and N3 are coupled to the 
FIG. 8 shows the parasitic SCR construction as it relates ground supply voltage Vss. The transistors N2 and N3 are 
to the cross section of FIG. 7. FIG. 9 shows the equivalent cross-coupled for storing the output QN of the latch. 
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Ap-channel transistor P1 is configured as a pass transistor 
for coupling the p-channel input data DP to the circuit. Afirst 
end of the p-channel transistor P1 is coupled to receive the 
DP signal. The gate of the p-channel transistor P1 is con- 
trolled by a complimentary clock signal CKN. Asecond end 
of the transistor P1 is coupled to the drain of a p-channel 
transistor P2, to the gate of a p-channel transistor P3, to a 
source of a p-channel transistor P4, and to control the gates 
of the n-channel transistor N4 and a p-channel transistor P7. 
The drain of the p-channel transistor P3 is coupled to the QP 
biasing the p-type substrate and the n-type substrate, the 
voltage sources Vxx and Vyy provide the means for back- 
biasing. 
Note that each transistor in the top half of the figure is a 
s p-channel transistor and that each transistor in the bottom 
half of the figure is an n-channel transistor. This CMOS 
circuit includes a cross coupled pair of p-channel MOS pass 
transistors and a cross coupled pair of n-channel MOS pass 
transistors. 
There is a power node Vdd and a ground node Vss. A first i o  
output of the circuit. end of the channel of a p-channel transistor P11 is coupled 
The drain of the transistor P3 is also coupled to control the to a data line D, and a second end to a first p-channel data 
gate of the transistor P2, to a source of a transistor P5, and storage node NP1. The gate of the pass transistor P11 is 
to control the gates of the n-channel transistor N5 and a coupled to external control circuitry which is not shown and 
p-channel transistor P6. The sources of the transistors P2 and is controlled by the inverse clock signal CKN,. 
P3 are coupled to the positive supply voltage Vdd. The The source of a p-channel storage transistor P21 is 
transistor P2 and P3 are cross-coupled for storing the output coupled to Vdd. The drain of the transistor P21 is coupled to 
QP. Adrain of the transistor N4 is coupled to the drain of the the second end of the channel of the pass transistor P11, the 
transistor P6. Further, the source of the transistor P6 is storage node NP1 and to the source of a p-channel load 
coupled to the positive supply voltage Vdd. A drain of the 20 transistor P31. The drain of the load transistor P31 is coupled 
transistor N5 is coupled to the drain of the transistor P7. to ground Vss. 
Further, the source of the transistor P7 is coupled to the The source of a p-channel storage transistor P41 is 
positive supply voltage Vdd. A drain of the transistor P4 is coupled to Vdd. The drain of P41 is coupled to a second 
coupled to the drain of the transistor N6. Further, the source p-channel data storage node NP2 and to the source of a 
of the transistor N6 is coupled to the ground supply Vss. A zs p-channel load transistor P51. The drain of the load transis- 
drain of the transistor P5 is coupled to the drain of the tor P51 is coupled to ground Vss. A first end of a p-channel 
transistor N7. Further, the source of the transistor N7 is pass transistor P61 is coupled to an inverse data line DN,. 
coupled to the ground supply Vss. The second end of the pass transistor P61 is coupled to a 
As an example of the operation of the circuit shown in second p-channel storage node NP2. The gate of the pass 
FIG. 10 during a single event upset hit, assume that QN=1 30 transistor P61 is controlled by external circuitry which is not 
and QP=1. In steady state prior to the hit, N1 is off, N2 is on, shown and is controlled by the inverse clock signal CKN,. 
N3 is off, N4 is off, N5 is on, N6 is on, and N7 is off. Also, The two p-channel storage transistors P21 and P41 are 
P1 is off, P2 is off, P3 is on, P4 is on, P5 is off, P6 is off, and cross coupled. The gate of the transistor P21 is coupled to 
P7 is on. and controlled by the drain of the transistor P41. The gate of 
In the event of a hit by a radiation particle at the output 3s the transistor P41 is coupled to and controlled by the drain 
QN of the latch in the n-channel network, current is induced of the transistor P21. 
by the hit to flow from the drain of the transistor N3 or the A first end of the channel of an n-channel pass transistor 
source of the transistor N5 to the p-well which temporarily N11 is coupled to the data line D, and a second end to a first 
brings the output QN to a “0”. Because the gate of the n-channel data storage node NN1. The gate of the pass 
transistor N2 is controlled by the output QN, N2 preferably 40 transistor N11 is coupled to external control circuitry which 
shuts off. The drain of the transistor N2 is electrically is not shown and controlled by the clock signal CK,. The 
isolated from ground but floats and thereby remains at “0”. drain of an n-channel transistor load transistor N21 is 
The p-channel transistor P5 is a load device to the storage coupled to Vdd. The source of the load transistor N21 is 
transistor P3. The gate of the transistor P5 is controlled by coupled to the second end of the channel of the pass 
the drain of the storage transistor N3 which is also the output 4s transistor N11, the storage node NN1, and to the drain of an 
QN. As QN goes low due to the single event upset hit, the n-channel transistor N31. The source of the transistor N31 is 
transistor P5 turns on. However, the n-channel load N7 is coupled to ground Vss. 
operated under control of the drain of the transistor N2 and The drain of an n-channel load transistor N41 is coupled 
accordingly, the transistor N7 does not change state and to Vdd. The source of the load transistor N41 is coupled to 
remains off. Thus the storage transistor P3 remains on and SO a second n-channel data storage node NN2 and to the drain 
the output QP remains at “1”. The loads N5 and P7 of the of an n-channel transistor N51. The source of the transistor 
transistor N3 remain under control of the drains of the N51 is coupled to ground Vss. A first end of an n-channel 
storage transistors P3 and P2, respectively. Thus, after the pass transistor N61 is coupled to the inverse data line DN,. 
single event upset induced current dissipates, the output QN The second end of the pass transistor N61 is coupled to a 
returns to “1”. The same analysis may be applied to a single ss second n-channel storage node NN2. The gate of the pass 
event upset impacting the output QP. Naturally, those of transistor N61 is controlled by external circuitry which is not 
ordinary skill in the art would know to interchange the shown and is controlled by the clock signal CK,. 
various polarities and doping types. The two n-channel storage transistors N31 and N51 are 
FIG. 11 shows a circuit schematic diagram of a R A M  cell cross coupled. The gate of the transistor N31 is coupled to 
of the present invention. The R A M  cell of FIG. 11 is 60 and controlled by the drain of the transistor N51. The gate 
hardened against a single event upset. Similar to the tran- of the transistor N51 is coupled to and controlled by the 
sistors in FIG. 5,  the transistors in FIG. 11 are preferably also drain of the transistor N31. 
protected from long term total ionizing radiation dose The n-channel storage circuit and the p-channel storage 
effects. The p-type substrate which holds the n-channel circuit redundantly store a binary data bit. The two circuits 
transistors is biased by a variable voltage source Vxx. 65 are cross coupled in that the p-channel load transistors P31 
Similarly, the n-type substrate which holds the p-channel and P51 are coupled to and controlled by the n-channel 
transistors is biased by a variable voltage source Vyy. By storage nodes NN1 and NN2 and the n-channel load tran- 
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sistors are coupled to and controlled by the p-channel 
storage nodes NP1 and NP2. In particular, the gate of the 
p-channel load transistor P31 is coupled to and controlled by 
the drain of the n-channel transistor N31. The gate of the 
p-channel load transistor P51 is coupled to and controlled by 
the drain of the n-channel transistor N51. The gate of the 
n-channel transistor N21 is coupled to and controlled by the 
drain of the p-channel transistor P21. The gate of the 
n-channel load transistor N41 is coupled to and controlled 
by the drain of the p-channel transistor P41. 
In order to perform the desired function, the n-channel 
load transistors N21 and N41 are designed to be weak in 
comparison to the n-channel transistors N31 and N51. 
Similarly, the p-channel load transistors P31 and P51 are 
designed to be weak in comparison to the p-channel tran- 
sistors P21 and P41. The remainder of the transistors are 
designed to meet normal design considerations for a R A M  
cell to allow the cell to be written, read, and meet perfor- 
mance criteria. 
The R A M  cell of FIG. 11 prevents both single event 
upsets and total ionizing radiation effects. First, the stored bit 
is stored in two different places, i.e., the cross coupled 
n-channel storage transistors N31 and N51 and the cross 
coupled P-channel storage transistors P21 and P41. This 
redundancy provides and maintains a source of uncorrupted 
data for the R A M  cell after an occurrence of a single event 
upset. Second, the feedback path between n-channel storage 
circuit and the p-channel storage circuit cause the lost data 
to be recovered after a radiation strike. 
Finally, use is made of the fact that the current that is 
induced by the particle strike of a single event upset causes 
current flow from an n-type diffusion to a p-type diffusion. 
Thus if either the n-channel storage nodes NN1 or NN2 are 
storing a “O”, that data cannot be lost by the current induced 
particle hit from the single event upset. Similarly, if either of 
the p-channel storage nodes NP1 and NP2 are storing a “1” 
that data cannot be lost by a single event upset. 
If the n-channel storage node NN1 is storing a “1” and is 
hit by a particle, a condition that would cause the loss of data 
in a non-hardened circuit, the node NN1 is driven to a “0” 
by the current flow and the n-channel transistor N51 is 
turned off leaving the second n-channel storage node NN2 at 
“0”. The p-channel load transistor P31 turns on, but because 
it is designed to be weak in comparison to the storage 
transistors, it cannot over-drive the p-channel storage NP1. 
Thus, the n-channel load transistor N21 which is controlled 
by the p-channel storage node NP1, remains in an on 
condition thereby restoring the n-channel storage node NN1 
to a “1”. The same analysis applies to a single event upset 
impacting a storage node controlled by a p-channel control 
transistor. One of ordinary skill in the art would know to 
interchange the various polarities and doping types. 
In the memory circuits shown in FIGS. 10 and 11, it is 
preferable to incorporate the means for back-biasing such 
that the substrate and well voltages are separately adjustable 
for the p-channel and n-channel MOS transistors. The ben- 
efit of incorporating this means for back-biasing separately 
compensates for the radiation induced threshold voltage 
shift for the p-channel and n-channel transistors and allows 
these circuits to maintain functionality and avoid declining 
circuit performance and increased power consumption from 
total ionizing radiation dose. 
The inventors have described the preferred embodiment 
of the present invention in FIGS. 5 and 6 in terms of a circuit 
to compensate for radiation induced threshold voltage shift 
from total ionizing dose effects. Further, the inventors have 
applied to the preferred embodiment two techniques to 
prevent radiation transient effects. The transient effects 
include single event upsets in memory and single event 
latchups in CMOS circuits. To prevent radiation induced 
single event upsets and total ionizing dose effects, the 
present invention preferably utilizes redundant storage 
nodes and the means for back-biasing as shown in FIGS. 10 
and 11. As a result, to prevent radiation induced latchups and 
total ionizing dose effects, the present invention preferably 
utilizes the p+ guard and n+ guard as well as the means for 
back-biasing as shown in FIGS. 7, 8, and 9. 
Modifications and improvements which become apparent 
to a person of ordinary skill in the art after reading this 
disclosure are deemed to be within the spirit and scope of the 
10 present invention. 
What is claimed is: 
1. A CMOS circuit formed in a semiconductor substrate 
having a circuit bearing surface, the circuit includes a Vdd 
power supply and a ground, the circuit having improved 
IS immunity from effects of total dose radiation and compris- 
ing: 
a. a n-channel transistor formed in a p-type region of the 
substrate having a n-channel source coupled to ground; 
b. a p-channel transistor formed in a n-type region of the 
substrate having a p-channel source coupled to the Vdd 
power supply; and 
c. means for back biasing the substrate such that effective 
threshold voltages of the n-channel and p-channel 
transistors are separately and dynamically maintained 
2. The circuit as claimed in claim 1 wherein the circuit 
includes combinational logic such as a pass transistor cir- 
cuit. 
3. The circuit as claimed in claim 1 wherein the circuit 
4. A CMOS circuit formed in a semiconductor substrate 
having a circuit bearing surface with a p-type region and an 
n-type region, the circuit includes a Vdd power supply and 
a Vss power supply, the circuit having improved immunity 
a. an n-channel transistor formed in the p-type region of 
the substrate having an n-channel source coupled to the 
Vss power supply; 
b. a p-channel transistor formed in the n-type region of the 
substrate having a p-channel source coupled to the Vdd 
power supply; and 
c. means for separately back-biasing the n-type region 
with an n-type voltage source and the p-type region 
with a p-type voltage source such that a first effective 
threshold voltage of the n-channel transistor and a 
second effective threshold voltage of the p-channel 
transistor are separately and dynamically adjusted. 
5 .  The circuit as claimed in claim 4 wherein the CMOS 
circuit includes combinational logic such as a pass transistor 
6. The circuit as claimed in claim 4 wherein the CMOS 
circuit includes memory circuits such as a latch. 
7. The circuit as claimed in claim 4 wherein the p-type 
region is a p-type well formed on an n-type substrate. 
8. The circuit as claimed in claim 4 wherein the n-type 
region is an n-type well formed on a p-type substrate. 
9. The circuit as claimed in claim 4 wherein the n-type 
region is an n-type well and the p-type region is a p-type well 
formed in the substrate. 
10. The circuit as claimed in claim 4 wherein the means 
6o for separately back-biasing the n-type region and the p-type 
region limits parasitic channel leakage currents such that 
performance loss of the circuit is minimized. 
11. A CMOS circuit formed in a semiconductor substrate 
having a circuit bearing surface with a p-type region and an 
65 n-type region, the circuit includes a Vdd power supply and 
a Vss power supply, the circuit having improved immunity 
from effect of total dose radiation and comprising: 
20 
2s at predetermined levels. 
30 includes memory circuits such as a latch. 
3s from effects of total dose radiation and comprising: 
40 
4s 
50 circuit. 
ss 
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a. an n-channel transistor formed in the p-type region of 
the substrate having an n-channel source coupled to the 
Vss power supply; 
b. a p-channel transistor formed in the n-type region of the 
substrate having a p-channel source coupled to the Vdd 
power supply; and 
c. means for separately back-biasing the n-type region 
with an n-type voltage source and the p-type region 
with a p-type voltage source such that a first effective 
threshold voltage of the n-channel transistor and a 
second effective threshold voltage of the p-channel 
transistor are separately and dynamically adjusted; 
the circuit further comprising means for improving immu- 
nity to radiation induced latch-up comprising: 
d. a single p+ guard formed between the n-channel 
transistor and the n-type region wherein the p+ guard is 
electrically coupled to a first back bias voltage Vxx; 
and 
e. a single n+ guard formed between the p-channel 
transistor and the p-type region wherein the n+ guard is 
electrically coupled to a second back bias voltage Vyy. 
12. A CMOS circuit formed in a semiconductor substrate 
having a circuit bearing surface with a p-type region and an 
n-type region, the circuit includes a Vdd power supply and 
a Vss power supply, the circuit having improved immunity 
from effects of total dose radiation and comprising: 
a. an n-channel transistor formed in the p-type region of 
the substrate having an n-channel source coupled to the 
Vss power supply; 
b. a p-channel transistor formed in the n-type region of the 
substrate having a p-channel source coupled to the Vdd 
power supply; and 
c. means for separately back-biasing the n-type region 
with an n-type voltage source and the p-type region 
with a p-type voltage source such that a first effective 
threshold voltage of the n-channel transistor and a 
second effective threshold voltage of the p-channel 
transistor are separately and dynamically adjusted; 
the circuit further comprising a cross coupled storage cell for 
improving immunity from a single event upset comprising: 
d. first cross coupled means for storing a bit; 
e. second cross coupled means for storing the bit; and 
f. means for cross coupling the first cross coupled means 
to the second cross coupled means wherein an occur- 
rence of the single event upset will not disrupt the 
circuit. 
13. The circuit as claimed in claim 12 wherein the first 
cross coupled means comprises all n-channel transistors and 
the second cross coupled means comprises all p-channel 
transistors. 
14. A CMOS circuit formed in a semiconductor substrate 
having a circuit bearing surface with a p-type region and an 
n-type region, the circuit includes a Vdd power supply and 
a Vss power supply, the circuit having improved immunity 
from effects of total dose radiation and comprising: 
a. an n-channel transistor formed in the p-type region of 
the substrate having an n-channel source coupled to the 
Vss power supply; 
b. a p-channel transistor formed in the n-type region of the 
substrate having a p-channel source coupled to the Vdd 
power supply; and 
c. means for separately back-biasing the n-type region 
with an n-type voltage source and the p-type region 
with a p-type voltage source such that a first effective 
threshold voltage of the n-channel transistor and a 
second effective threshold voltage of the p-channel 
transistor are separately and dynamically adjusted; 
the circuit further comprising means for improving immu- 
nity to a single event upset comprising: 
d. an n-channel network of devices for performing a 
function, the n-channel network having a plurality of 
n-channel control devices and a plurality of n-channel 
load devices; 
e. a p-channel network of devices for performing the 
function, the p-channel network having a plurality of 
p-channel control device and a plurality of p-channel 
load devices; and 
f. means for cross coupling the n-channel network and the 
p-channel network such that an n-channel control 
device controls a p-channel load device and a p-channel 
control device controls an n-channel load device. 
15. A CMOS circuit formed in a semiconductor substrate 
having a circuit bearing surface with a p-type region and an 
n-type region, the circuit includes a Vdd power supply and 
a Vss power supply, the circuit having improved immunity 
from effects of total dose radiation and comprising: 
a. an n-channel transistor formed in the p-type region of 
the substrate having an n-channel source coupled to the 
Vss power supply; 
b. a p-channel transistor formed in the n-type region of the 
substrate having a p-channel source coupled to the Vdd 
power supply; and 
c. means for separately back-biasing the n-type region 
with an n-type voltage source and the p-type region 
with a p-type voltage source such that a first effective 
threshold voltage of the n-channel transistor and a 
second effective threshold voltage of the p-channel 
transistor are separately and dynamically adjusted; 
the circuit further comprising means for improving immu- 
nity to radiation induced latch-up comprising: 
d. a single p+ guard formed between the n-channel 
transistor and the n-type region wherein the p+ guard is 
electrically coupled to a first back bias voltage Vxx; 
and 
e. a single n+ guard formed between the p-channel 
transistor and the p-type region wherein the n+ guard is 
electrically coupled to a second back bias voltage Vyy; 
the circuit further comprising a cross coupled storage cell for 
improving immunity from a single event upset comprising: 
f. first cross coupled means for storing a bit; 
g. second cross coupled means for storing the bit; and 
h. means for cross coupling the first cross coupled means 
to the second cross coupled means wherein an occur- 
rence of the single event upset will not disrupt the 
circuit; 
the circuit further comprising means for further improving 
immunity from the single event upset comprising: 
i. an n-channel network of devices for performing a 
function, the n-channel network having a plurality of 
n-channel control devices and a plurality of n-channel 
load devices; 
j .  a p-channel network of devices for performing the 
function, the p-channel network having a plurality of 
p-channel control device and a plurality of p-channel 
load devices; and 
k. means for cross coupling the n-channel network and the 
p-channel network such that an n-channel control 
device controls a p-channel load device and a p-channel 
control device controls an n-channel load device. 
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